11 Publication number:

0 248 589 A2

(12)

EUROPEAN PATENT APPLICATION

21) Application number: 87304692.4

(9) Int. Cl.4: H03L 1/02

2 Date of filing: 27.05.87

3 Priority: 28.05.86 JP 123896/86

Date of publication of application:09.12.87 Bulletin 87/50

Designated Contracting States:
DE FR GB

Applicant: SEIKO ELECTRONIC COMPONENTS
 LTD.

30-1 Nishitaga 5-shome

30-1, Nishitaga 5-chome Sendai-shi Miyagi(JP)

Inventor: Ochiai, Osamu Seiko Electronic Components 30-1, Nishitaga 5-chome Sendai-shi Miyagi(JP) Inventor: Tamura, Fujio Seiko Electronic Components 30-1, Nishitaga 5-chome Sendai-shi Miyagi(JP)

Representative: Caro, William Egerton et al J. MILLER & CO. Lincoln House 296-302 High Holborn London WC1V 7JH(GB)

(S) Temperature-compensated oscillator circuit.

⑤ A temperature-compensated oscillator circuit includes an oscillation element (17) and a floating gate MOS variable capacitor (14) having a three-terminal structure comprising an injection terminal (T_I), a capacitance terminal (T_C) and a ground terminal (T_G). The resistance ratio of a resistor network (21,22,23) and a fixed resistor (24) determines a DC bias voltage which is applied between the capacitance terminal (T_C) and the ground terminal (T_G) of the variable capacitor to effect temperature compensation.

FIG.6(a)

VDD TG TG

VB TG

15

15

17

17

17

17

Xerox Copy Centre

TEMPERATURE-COMPENSATED OSCILLATOR CIRCUIT

5

15

25

This invention relates to temperature-compensated oscillator circuits.

Quartz crystal oscillators are widely used in various fields because of their excellent frequency stability. However, quartz crystal oscillators for mobile radio communication systems are required to have very high frequency stability, miniature size and low power consumption.

The frequency stability of a quartz crystal oscillator refers to frequency tolerance at room temperature and frequency stability versus ambient temperature.

In a highly accurate crystal oscillator circuit, the following are essential: a fine frequency adjusting means using a trimmer capacitor and a frequency-temperature compensating means for improving the frequency temperature characteristic of a quartz crystal resonator in combination with a voltage dependent electric element such as a variable capacitance diode and a temperature dependent electric element such as a thermistor. A trimmer capacitor, however, has drawbacks due to its mechanical structure, i.e. the capacitance of the trimmer capacitor is unstable if it is miniaturised and if it has a high stability it is of relatively large size. The realisation of a miniaturised highly accurate and stable quartz crystal oscillator circuit is, therefore, very difficult.

A floating gate MOS variable capacitor was recently invented and has been used in quartz crystal oscillator circuits. In this type of capacitor, the capacitance can be varied electrically by injecting electrons into the floating gate, through a thin insulating film, and hence the capacitance is kept constant after ceasing injection of electrons into the floating gate.

Details of this type of capacitor has been disclosed in the following papers: Y. Hattori and R. Matsuzaki, "Application of Floating MOS Variable Capacitor for the Watch IC", Proceedings of 11th International Congress of Chronometry, P9 to 12. 1984; and "Application of the Floating Gate MOS Variable Capacitor to the Quartz Crystal Oscillator", J.E.E., p32 to 36, December 1985. By using a variable capacitor of this type, a miniaturised highly accurate quartz crystal oscillator circuit with an electrical frequency adjustment capability has been realised. It should be noted, however, that the frequency temperature characteristic of the quartz crystal resonator itself cannot be adjusted merely by injecting electrons into the floating gate of this variable capacitor. Therefore a variable capacitance diode must in addition be provided to compensate the frequency-temperature characteristic. This results in an increase in the number of components and thus increase in size of the oscillator circuit and production costs.

The present invention seeks to provide a temperature-compensated oscillator circuit in which frequency can be adjusted electrically and frequency-temperature characteristics can be adjusted at the same time. The present invention also seeks to provide a very small size, high precision oscillator circuit. The present invention contributes to today's increasingly sophisticated needs for a reference signal source in diverse fields, such as mobile radio communication equipment.

According to one aspect of the present invention there is provided a temperature-compensated oscillator circuit including an oscillation element and a floating gate MOS variable capacitor having a three-terminal structure comprising an injection terminal, a capacitance terminal and a ground terminal characterised by supply means for supplying a DC bias voltage between said capacitance terminal and said ground terminal.

According to another aspect of the present invention there is provided a temperature-compensated oscillator circuit comprising an oscillation element, and a floating gate MOS variable capacitor connected to the gate side of an inverter, said variable capacitor having three terminals comprising an injection terminal, a capacitance terminal and a ground terminal characterised by means for supplying a direct bias voltage between said capacitance terminal and said ground terminal, the oscillation frequency being temperature-compensated by applying a divided voltage determined by a resistance ratio of a resistance network and a fixed resistor between said capacitance and ground terminals.

Said resistance network may comprise a thermistor and fixed resistors. Alternatively said resistance network may comprise a fixed resistor connected in series with a thermistor connected in parallel to a fixed resistor. As an alternative said resistance network may comprise a fixed resistor connected in parallel to a thermistor connected in series with a fixed resistor.

In another embodiment said oscillation element is connected through a resistor to said resistor network and the fixed resistor.

In another embodiment the temperature-compensated oscillator circuit is provided with a constant voltage circuit for providing a driving voltage to the oscillation element.

15

25

Preferably said variable capacitor has a floating electrode on the surface of a semiconductor substrate or controlling the capacitance of the variable capacitor.

According to another aspect of the present invention there is provided a A temperature-compensated oscillator circuit characterised by comprising: a temperature-voltage converter for converting environmental temperature; an A/D converter for converting an analog output signal of the temperature-voltage converter into a digital signal; computer means for calculating the amount of frequency compensation by determining a value of DC bias voltage to be applied to a floating gate MOS variable capacitor and generating digital signals corresponding to the bias voltage; and a D/A converter for converting the digital signal from the computer means to a direct bias voltage to be applied to the variable capacitor. This temperaturecompensated oscillator circuit may be provided with a constant voltage circuit for operating the D/A converter.

The invention is illustrated, merely by way of example, in the accompanying drawings, in which:-

Figure 1 shows a block diagram of a temperature-compensated oscillator circuit according to the present invention;

Figure 2 shows a schematic sectional view of a floating gate MOS variable capacitor;

Figure 3(a) shows an equivalent electric circuit of the variable capacitor of Figure 2;

Figure 3(b) shows schematically the relation between injection voltage and capacitance of the variable capacitor of Figure 2;

Figure 4(a) shows the quartz crystal oscillator circuit with a variable capacitor which is used only for adjustment of oscillation frequency;

Figure 4(b) shows the effect of frequency adjustment to satisfy the requirement of frequency stability of an oscillator circuit with temperature change:

Figure 5(a) is a schematic view of a temperature-compensated oscillator circuit according to the present invention;

Figure 5(b) shows the relation between frequency change of the oscillator circuit and bias voltage applied to a variable capacitor of the oscillator circuit of Figure 5(a);

Figure 6(a) shows one embodiment of a temperature-compensated oscillator circuit according to the present invention;

Figures 6(b) to 6(d) are diagrams for explaining the mechanism of frequency-temperature compensation in a temperature-compensated oscillator circuit according to the present invention;

Figure 7 shows graphically the frequencytemperature characteristic of a non-temperaturecompensated oscillator circuit and of a temperature-compensated oscillator circuit;

Figure 8(a) shows another embodiment of a temperature-compensated oscillator circuit according to the present invention in which a thermistor-resistor network is driven by a constant voltage circuit;

Figure 8(b) shows the voltage regulation characteristic of the constant voltage circuit of Figure 8(a):

Figures 9 and 10 show further embodiments of temperature-controlled oscillator circuits according to the present invention, in which thermistor-resistor networks are simplified for miniaturisation;

Figure 11 shows another embodiment of a temperature-compensated oscillator circuit according to the present invention in which a thermistor-resistor network is made more complex for optimisation of temperature-compensation; and

Figures 12 and 13 show yet further embodiments of temperature-compensated oscillator circuits according to the present invention in which bias voltage applied to a variable capacitor is controlled with a microcomputer.

Throughout the drawings like parts have been designated by the same reference numerals.

Figure 1 is a block diagram of a temperature-compensated oscillator circuit according to the present invention. The temperature-compensated oscillator circuit comprises a floating gate MOS variable capacitor 14 and a bias DC voltage supply 100. The capacitor 14 has a three-terminal structure comprising an injection terminal T_I, a capacitance terminal T_C and a ground terminal T_G. The oscillation frequency is adjusted by applying a voltage to the injection terminal T_I, and is temperature-compnsated by automatically controlling the bias DC voltage between the capacitance terminal and the ground terminal, according to variation in ambient temperature.

Figure 2 is a sectional view showing the structure of the floating gate MOS variable capacitor 14. Figure 3(a) shows an equivalent electric circuit of the capacitor 14. Figure 3(b) schematically shows the relation between the injection voltage and capacitance of the variable capacitor.

An N-substrate 1 of N-type silicon is formed with lowly doped P-wells 4,6, highly doped N+regions 5,9, and highly doped P+regions 7,8. The N-substrate 1 is covered with a silicon dioxide thin film 2 in which is buried a floating electrode 3 made of polycrystalline silicon. A ground terminal (T _G) 10 is connected to the back of the N-substrate 1. An injection terminal (T_I) 11 is connected to the N+region 5 and a capacitance terminal (T_C) 12 is connected between the N+region 9 and the

20

25

30

35

45

P+-region 8. The capacitance (Cp) between the capacitance terminal 12 and the ground terminal 10 consists of: the capacitance (C1) between the N+region 9 and the floating electrode 3; the capacitance (C2) between the upper surface of the Nsubstrate 1 and the floating electrode 3; the capacitance (C_d) of a depletion layer formed between the upper surface of the N-substrate 1 and the Nsubstrate 1; and the capacitance (C3) of a depletion layer formed between the P+-region 8 and the Nsubstrate 1, as shown by the equivalent circuit of Figure 3(a). The gap between the surface of the N+-type region 4 and the floating electrode 3 is maintaing at about 100Å. Electrons are ejected through tunnel current channels in the thin oxide film from the floating electrode 3, if a positive voltage is applied between the injection terminal 11 and the ground terminal 10 (herinafter referred to as the injection voltage). On the other hand electrons are injected if a negative injection voltage is applied. Once injected or ejected, electrons are semi-permanently retained in the floating electrode even after the injection voltage is removed.

Even if no charge is injected into the floating electrode 3, an electric field is generated, due to the difference in work function between the silicon and the oxide film, between the floating electrode 3 and the upper surface of the n-substrate 1 so that the depletion layer capacitance (Cd) takes a certain value. At this time, the total capacitance of the capacitor takes a value Co (as shown in Figure 3(b)-). As electrons are ejected from the floating electrode, the depletion layer to be formed below the floating electrode narrows until it disappears. As a result, the total capacitance is determined by C1, C2 and C3 to approach the maximum Cmax(as shown in Figure 3(b)). If electrons are injected into the floating electrode 3, on the other hand, the positive charge gathers in the upper surface of the Nsubstrate 1 so that the depletion layer spreads to reduce the capacitance C_d. Since before long the positive charge gathers all over the surface of the N-substrate 1, the capacitance Cd will not vary further even if more electrons are injected into the floating electrode 3. As a result, the total capacitance C_p approaches the minimum C_{min} (as shown in Figure 3(b)). Here, in order to inject the electrons through the thin film 2, an electric field is required to have a constant intensity or more. This leaves a range (from Vth (+) to Vth (-) of Figure 3(b)), in which the total capacitance is invariable even if the injection voltage is varied.

Figure 4(a) shows an oscillation circuit having the variable capacitor of Figure 2 which is used only for frequency adjustment. The oscillator circuit has an inverter 13, the floating gate MOS variable capacitor 14, an output side load capacitor 15, a feedback resistor 16 and a quartz crystal oscillation element 17. To adjust the oscillation frequency, the capacitor 14 is, for instance, connected to the gate side of the inverter 13. The ground terminal $T_{\rm G}$ is connected to a positive side of a power source to provide a power supply voltage $V_{\rm DD}$ and the capacitance terminal $T_{\rm C}$ is connected to the gate of the inverter 13.

An injection voltage $V_{\rm I}$ is applied between the injection terminal $T_{\rm I}$ and the power supply voltage $V_{\rm DD}$. Since the capacitance can be made larger than the constant value C_0 , by ejected electrons as has been described above, the oscillation frequency can be reduced. On the other hand, the oscillation frequency can be increased by injecting electrons.

The effect of frequency adjustment is explained in Figure 4(b). In Figure 4(b), a hatched zone is one satisfying a predetermined frequency-temperature standard, and straight lines 418,420 do not satisfy that zone, but can be changed to a straight line 419 by changing the injection voltage of the variable capacitor. However, in an oscillator circuit having a not so excellent frequency-temperature characteristic as represented by the line 419, the margin to the predetermined frequency temperature characteristic cannot be enlarged only by adjusting the frequency, but can be enlarged by changing the frequency-temperature characteristic itself. This is the reason that the frequency-temperature compensation is required.

Figure 5(a) shows a schematic circuit diagram to explain the principle of a temperature-compensated oscillator circuit according to the present invention. A DC bias voltage is applied to the capacitance terminal Tc via a resistor 19. Figure 5-(b) shows the relation between bias voltage V_B and change in oscillation frequency. A capacitor 18 is provided for cutting off DC current and the resistor 19 blocks any high frequency signal from the power source. As shown in Figure 3(a), the capacitance C₃ denotes the depletion layer capcitance of the parastic diode formed between the capacitance terminal T_C (P+-region) and the ground terminal T_G -(N-region) of the variable capacitor 14. The capacitance C3 can be changed by varying the bias voltage V_B applied between the capacitance terminal Tcand the ground terminal Tc. In this example, when the bias voltage V_B is raised, the depletion layer capacitance C3 is reduced and the oscillation frequency is increased as shown in Figure 5(b).

Figure 6(a) shows one embodiment of a temperature-compensated oscillator circuit according to the present invention and Figures 6(b) to 6-(d) are diagrams for explaining the operation thereof. In Figure 6(a) a thermistor 21 has a negative temperature coefficient. The oscillator circuit has a resistor 22 for relaxing the resistance-temperature characteristic of the thermistor, and resistors 23,24

10

15

20

35

are provided for properly determining the bias voltage V B together with the thermistor and the resistor 22. Reference R xdenotes the combined resistance of the thermistsor 21 and the resistors 22,23. As shown in Figure 6(b), the resistance of the thermistor 21 falls with rise of ambient temperature so that the combined resistance Rxdrops. At this time, the bias voltage VB increases with rise of ambient temperature, as shown in Figure 6(c), with reference to the power supply voltage VDD. As a result, the total capacitance C p of the variable capacitor drops, but the oscillation frequency increases, as shown by solid lines f'0 in Figure 6(d). Therefore, if the frequency-temperature characteristic of the quartz crystal oscillation element 17 is that indicated by broken line fo in Figure 6(b), the frequency of the output signal of an output terminal 25 of the oscillation circuit shown in Figure 6(a) does not vary with variation of ambient temperature, i.e. the oscillation frequency has been compensated. According to this embodiment of the present invention, as the bias voltage to the capacitance terminal of the variable capacitor automatically varies in accordance with the ambient temperature, total capacitance Cp of the variable capacitor varies, and thus oscillation frequency is compensated substantially independently of frequency adjustment using a single floating gate MOS variable capacitor.

Figure 7 shows an example of the measured temperature characteristics of the oscillation frequency in the temperature-controlled oscillator circuit of Figure 6(a). In this embodiment: R2 = 15 K ohms; $R_{23} = 33$ K ohms; $R_{24} = 15$ K ohms; $R_{19} =$ 47 K ohms; $C_{15} = 15 \text{ pF}$; $C_{18} = 200 \text{ pF}$; $R_{16} = 5 \text{ M}$ ohms; V_{DD} = 1.85 V; and the quartz crystal oscillation element 17 is a GT-cut oscillation element of 2.1 MHz. In Figure 7, a curve 725 shows the temperature characteristics of the frequency of the oscillator circuit before temperature-compensation, and a curve 726 shows the temperature characteristics of the oscillation frequency when the temperature-compensation is conducted. In the embodiment of Figure 6(a), there is presented a method of temperature-compensation in the case where the temperature coefficient of the frequency of the quartz crystal oscillation element before temperature compensation is negative (that is, the frequency decreases in accordance with increase in temperature). When the frequency temperature coefficient of the quartz crystal oscillation element before temperature-compensation is positive (that is, the frequency increases in accordance with increase in temperature), it is quite apparent from the description of Figure 5 that the temperature-compensation can be accomplished in similar manner

by connecting the resistor 24 to the negative power supply voltage V_{SS} and connecting the combined resistance R_x to the power supply voltage V_{DD} as shown in Figure 6(a).

Figure 8 shows another embodiment of a temperature-compensated oscillator circuit according to the present invention. A constant voltage circuit 27 is connected between the power supply voltages V DD and VSS1 to generate a power supply voltage V DD -VSS for the oscillation circuit. Figure 8(b) schematically shows the relation between the output voltage VDD - VSS and input voltage VDD -V_{SS1} of the constant voltage circuit. For an input voltage higher than V_{min} , the output voltage V_{DD} - V_{SS} is invariable even if the input voltage V_{DD} - V_{SS1} varies. As a result, as shown in Figure 8(a), the bias voltage V_Bof the variable capacitor 14 remains constant even if the power supply voltage V_{DD} -V_{SS1} varies, so that neither the oscillation frequency nor the frequency temperature characteristic varies. This is important for implementing the frequency temperature-compensation.

Figures 9, 10 and 11 show further embodiments of temperature-compensated oscillator circuits according to the present invention. In Figure 9 the oscillator circuit is directly connected to the combined resistance Rx and the fixed resistor 24, i.e. being not connected through the resistor 19. In this circuit, as temperature rises, the bias voltage of the variable capacitor 14 will increase, and oscillation frequency will increase. Therefore, temperature characteristics of the quartz crystal oscillation element 17 with a primary negative temperature coefficient can be compensated. On the other hand, in Figure 10, temperature characteristics of the quartz temperature oscillation element 17 with a primary positive temperature coefficient can be compensated. Moreover, the combined resistance Rx includes the fixed resistor 22 connected in parallel to the thermistor 21 connected in series with a fixed resistor 30 as shown in Figure 11.

Further embodiments of temperature-compensated oscillator circuits according to the present invention are illustrated in Figures 12 and 13. As shown in Figure 12, the temperature-compensated oscillator circuit includes a temperature-voltage converter 121 for converting ambient or environmental temperature into a direct bias voltage, an A/D converter 122 for converting an analog output signal of the temperature-voltage converter into a digital signal, a microcomputer 123 which calculates the amount of frequency compensation and determines a necessary value DC bias voltage to be applied to the variable capacitor 14 and generates a digital signal corresponding to the bias voltage, and a D/A converter 124 for converting the digital signal generated by the microcomputer into an analog direct bias voltage signal to be applied

30

to the variable capacitor 14. In Figure 1 3, the reference numeral 125 denotes a constant-voltage circuit for operating the D/A converter 124. The DC bias voltage applied to the terminal $T_{\rm C}$ of the variable capacitor 14 is calculated in the microcomputer based on the reference values stored in it in advance.


the above described embodiment of In temperature-compensated oscillation circuits according to the present invention the temperaturecompensation of oscillation frequency can be executed remarkably easily by using a floating gate MOS variable capacitor which can have its capacitance electrically varied when electric charge is injected into the floating electrode and by varying another depletion layer capacitance of the parasitic diode of the variable capacitor automatically in accordance with ambient temperature with a thermistor-resistor network. Since both frequency adjustment and frequency temperature characteristic adjustments can be performed by a single variable capacitor without using a variable capacitance diode, there is achieved miniaturised high accuracy quartz crystal oscillator circuits which have high frequency accuracy and minimum change in frequency due to temperature. By stabilising the power source voltage, moreover, it is possible to provide an oscillator circuit which has its oscillation frequency and frequency temperature characteristic invariable even if the power supply voltage fluc-

Claims

- 1. A temperature-compensated oscillator circuit including an oscillation element (17) and a floating gate MOS variable capacitor (14) having a three-terminal structure comprising an injection terminal ($T_{\rm I}$), a capacitance terminal ($T_{\rm C}$) and a ground terminal ($T_{\rm G}$) characterised by supply means (100) for supplying a DC bias voltage between said capacitance terminal ($T_{\rm C}$) and said ground terminal ($T_{\rm G}$).
- 2. A temperature-compensated oscillator circuit comprising an oscillation element (17), and a floating gate MOS variable capacitor (14) connected to the gate side of an inverter (13), said variable capacitor having three terminals comprising an injection terminal (T₀), a capacitance terminal (T_C) and a ground terminal (T_G) characterised by means (100) for supplying a direct bias voltage between said capacitance terminal (T_C) and said ground terminal (T_G), the oscillation frequency being temperature-compensated by applying a divided voltage determined by a resistance ratio of a resistance network (21,22,23) and a fixed resistor (24) between said capacitance and ground terminals.

- 3. A temperature-compensated oscillator circuit as claimed in claim 1 characterised in that supply means (100) comprises a resistor network (21,22,23) and a fixed resistor (24) said bias voltage being, in operation, determined by the resistance ratio of the resistance network and the fixed resistor.
- 4. A temperature-compensated oscillator circuit as claimed in claim 2 or 3 characterised in that said resistance network comprises a thermistor (21) and fixed resistors (22,23).
- 5. A temperature-compensated oscillator circuit as claimed in claim 2 or 3 characterised in that said resistor network comprises a fixed resistor (30) connected in series with a thermistor (21) connected in parallel to a fixed resistor (22).
- 6. A temperature-compensated oscillator circuit as claimed in claim 2 or 3 characterised in that said resistor network comprises a fixed resistor (22) connected in parallel to a thermistor (21) connected in series with a fixed resistor (23).
- 7. A temperature-compensated oscillator circuit as claimed in claim 2 or 3 charactrised in that said oscillation element (17) is connected through a resistor (19) to said resistor network (21,22,23) and the fixed resistor (24).
- 8. A temperature-compensated oscillator circuit as claimed in any preceding claim characterised by a constant voltage circuit (27) for providing a driving voltage to the oscillation element (17).
- 9. A temperature-compensated oscillator circuit as claimed in any preceding claim characterised in that said variable capacitor (14) has a floating electrode (13) on the surface of a semiconductor substrate (1) for controlling the capacitance of the variable capacitor.
- 10. A temperature-compensated oscillator circuit characterised by comprising: a temperature-voltage converter (121) for converting environmental temperature; an A/D converter (122) for converting an analog output signal of the temperature-voltage converter (121) into a digital signal; computer means (123) for calculating the amount of frequency compensation by determining a value of DC bias voltage to be applied to a floating gate MOS variable capacitor (14) and generating digital signals corresponding to the bias voltage; and a D/A converter (124) for converting the digital signal from the computer means (123) to a direct bias voltage to be applied to the variable capacitor (14).
- 11. A temperature-compensated oscillator circuit as claimed in claim 10 characterised by a constant voltage circuit (125) for operating the D/A converter (124).


50



Neu eingereicht / Newly fried Nouvellement déposé

FIG. 3(a)





ļ





FIG. 4(a)

FIG.4(b)











FIG. 5 (b)
















FIG.12



Neu eingereicht / Newly filed Nouvellement déposé



1 Publication number:

0 248 589 **A3**

②

EUROPEAN PATENT APPLICATION

Application number: 87304692.4

Date of filing: 27.05.87

(9) Int. Cl.4: H 03 L 1/02 H 03 B 5/36

30 Priority: 28.05.86 JP 123896/86

Date of publication of application: 09.12.87 Bulletin 87/50

Designated Contracting States: DE FR GB

Date of deferred publication of search report: 05.10.88 Bulletin 88/40

7 Applicant: SEIKO ELECTRONIC COMPONENTS LTD. 30-1, Nishitaga 5-chome Sendai-shi Miyagi (JP)


Inventor: Ochiai, Osamu Seiko Electronic Components 30-1, Nishitaga 5-chome Sendai-shi Miyagi (JP)

Tamura, Fujio Seiko Electronic Components 30-1, Nishitaga 5-chome Sendai-shi Miyagi (JP)

73 Representative: Caro, William Egerton et al J. MILLER & CO. Lincoln House 296-302 High Holborn London WC1V7JH (GB)

(54) Temperature-compensated oscillator circuit.

A temperature-compensated oscillator circuit includes an oscillation element (17) and a floating gate MOS variable capacitor (14) having a three-terminal structure comprising an injection terminal (T_i), a capacitance terminal (T_c) and a ground terminal (T_G). The resistance ratio of a resistor network (21,22,23) and a fixed resistor (24) determines a DC bias voltage which is applied between the capacitance terminal (Tc) and the ground terminal (To) of the variable capacitor to effect temperature compensation.



Bundesdruckerei Berlin

BNSDOCID: <EP____0248589A3_I_>



EUROPEAN SEARCH REPORT

EP 87 30 4692

	DOCUMENTS CONSIDE	ation, where appropriate,	Relev		CLASSIFICATION OF THE APPLICATION (Int. Cl.4)	
X,P	PROCEEDINGS OF THE 401 FREQUENCY SYMPOSIUM, I Pennsylvania, 28th-301 325-328, IEEE, New You et al.: "A frequency of ultra-compact, high-pe	OCEEDINGS OF THE 40TH ANNUAL EQUENCY SYMPOSIUM, Philadelphia, nnsylvania, 28th-30th May 1986, pages 5-328, IEEE, New York, US; O. OCHIAI al.: "A frequency adjustable tra-compact, high-performance quartz systal oscillator and its simple emperature compensation method"		oim	H 03 L 1/02 H 03 B 5/36	
Y,P	IDEM	•	10			
Y .	PATENT ABSTRACTS OF J 119 (E-248)[1556], 5t JP-A-59 33 906 (NIPPO 24-02-1984 * Whole abstract *	h June 1984; &	10			
Y,D	CONGRESS OF CHRONOMET Besancon, pages 9-12; al.: "Application of variable capacitor for * Page 9, paragraph of the FVC" - page 1	DINGS OF 11TH INTERNATIONAL SS OF CHRONOMETRY, 1984, on, pages 9-12; Y. HATTORI et Application of floating MOS le capacitor for the watch IC" 9, paragraph entitled "Structure FVC" - page 11, right-hand , line 20; figures 1-9 *		0	TECHNICAL FIELDS SEARCHED (Int. Cl.4) H 03 L H 03 B H 03 J	
Y	FR-A-2 284 219 (COMPAGNIE D'ELECTRONIQUE ET DE PIEZOELECTRICITE) * Page 2, line 28 - page 7, line 29; figures 1-7 *		1-7	,9,		
Y	FR-A-2 549 656 (NIH * Page 7, line 6 - p figure 5 *	ION DEMPA KOGYO CO.) Lage 8, line 37; -/-	10	1,7-		
	The present search report has be	een drawn up for all claims				
riace of scalar		Date of completion of the searce 18-07-1988	h	Examiner BALBINOT H.		
X Y	CATEGORY OF CITED DOCUMENT : particularly relevant if taken alone : particularly relevant if combined with an document of the same category	after the fit other D: document L: document	ent docume ling date cited in the cited for ot	nt, but pu : applicati ber reason	blished on, or on	

- document of the same cate
 A: technological background
 O: non-written disclosure
 P: intermediate document

& : member of the same patent family, corresponding document



EUROPEAN SEARCH REPORT

Application Number

87 30 4692 ΕP

ategory	Citation of document with indicate of relevant passages	on, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)	
A	FR-A-2 466 899 (K.K. S * Page 4, line 24 - pag figures 3-7 *	SEIKOSHA)	1,2	and Donates (and Chry	
	-				
		٠		·	
				TECHNICAL FIELDS	
				SEARCHED (Int. Cl.4)	
	•				
	The present search report has been dra				
Place of search THE HAGUE		Date of completion of the search 18-07-1988	Examiner BALBINOT H.		
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure		after the filir D : document cit L : document cit	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding		

EPO FORM 1503 03.82 (P0401)

THIS PAGE BLANK (USPTO)